You want to generate e.g x86 + ARM + RISCV, yea?, and shouldnt it be a result of modular architecture?
like your various codegens just take your AST and generate output
You want to generate e.g x86 + ARM + RISCV, yea?, and shouldnt it be a result of modular architecture?
like your various codegens just take your AST and generate output